Abstract-In recent years, there has been a great effort in the development of fast and efficient DC/DC converters in order to follow the envelope of communication signals for increasing the efficiency of Radio Frequency Power Amplifiers by using techniques such as Envelope Tracking and Envelope Elimination and Restoration. However the bandwidth and slew rate required by modern communication signals is higher than the maximum slew-rate achievable by switching DC/DC converters made for these purpose. The slew rate of these switching DC/DC converter can be improved by combining it with the use of a linear stage, thus establishing a trade-off between slew rate and overall efficiency. This paper presents a simple way of combining the use of both a switching DC/DC converter, the Multiple Input Buck Converter, and a linear stage to obtain slew-rates above 100 V/µs, with a moderate decrease in the overall efficiency (81% efficiency tracking the envelope of an EDGE standard signal). Finally, a prototype of the complete system (including the digital control for both stages) is presented in this paper.
I. INTRODUCTION
Modern communication standards employ signals which present phase and envelope variations, which require a linear amplifier in order to achieve the power levels required to be transmitted. As it is well known, the efficiency of a linear RF Power Amplifier (RFPA) is very low so there is a great effort to increase their efficiency or to replace them with more efficient amplifiers.
On the one hand the Envelope Tracking (ET) technique has been proposed to improve the efficiency of a linear RFPA by adapting the power supply voltage of the RFPA to the peak value of RF voltage at the drain of the RFPA main transistor [1] . Envelope Elimination and Restoration (EER) [2] employs a non linear high efficiency RFPA that processes a constant envelope and phase modulated signal. The information on the envelope is supplied by varying the supply voltage of the non-linear RFPA. With the appropriate control, the overall system behaves like a high efficiency linear amplifier. For both techniques (ET and EER) being correctly applied, a power supply capable of changing its output voltage very fast, called envelope amplifier in Fig.1 , is required. This power supply has to reproduce the envelope of a communications signal. When only a switching mode DC/DC converter is used as power supply, the slew rate of the supply voltage is limited to a few V/µs. However, a slew rate in the range 100 V/µs (or even higher) is required in some cases. This slew rate can be achieved by combining the use of this switching DC/DC converter with a linear stage, thus establishing a trade-off between slew rate and overall efficiency. This trade-off is due to the fact that the linear stage works on the fast transients where the switching stage cannot behave correctly. The linear stage has low efficiency, but since it has to process few power the overall efficiency can remain high. Figure 1 shows a general scheme of this idea. This scheme describes correctly ET and EER techniques, the only difference between them being that the RFPA is a linear amplifier in the case of the ET technique while a switching mode amplifier (Class D, Class E or Class F) is employed in the case of the EER technique. Thus the signal in the RF signal path is a non-constant envelope, phase modulated RF signal in the case of ET technique while it is a constant envelope, phase modulated signal in the case of the EER technique. The power converter is often known as Envelope Amplifier and can be linear, switching or a combination of both.
As has been mentioned, some of the signals used in modern communications (WCDMA, OFDM, EDGE, ...) require higher slew rates and bandwidths than the ones that are achieved by switching mode DC/DC converters ( [3]- [5] ). As it has [1] the main part of the power of a communications envelope signal is placed in the lowest part of the spectrum. Thus with a high efficiency switching DC/DC converter reproducing the most of the power, placed at the lowest frequencies, the linear stage only has to process a little power, and then the efficiency of the overall system remains high. Several combinations of switching mode DC/DC converters and linear stages have been successfully employed to achieve a good trade-off between efficiency and slew rate and bandwidth ( [6] - [8] ).
A series combination of switching and linear stages has been presented in [8] . In this case, the bandwidth and the slew rate obtained meet the requirements, but as all the current flows through the linear stage there are always losses in it. Parallel combinations of switching and linear stages have been proposed [6] , with the linear stage controlling the switching stage (a Buck converter). Other approaches [7] employ a band separation scheme, which strongly depends on the modulation employed. Recently, a DC/DC converter (named Multiple Input Buck Converter, MIBuck [5] ) has been proposed for envelope amplifier. Excellent efficiency (92% at 4.6 MHz of switching frequency) and small output voltage ripple ( 0.2%) can be achieved using this converter. The slew rate obtained is about 6 V/µs. In order to achieve slew rates in the range of 100 V/µs, the MIBuck converter must be combined with a linear stage. Fig.2 shows a representation of the different slew-rates achieved with a linear device and a swithcing mode DC/DC power supply as the MIBuck. The solution proposed in [6] for the Buck converter cannot be easily implemented for the case of the MIBuck converter. Therefore, a new method to combine the switching stage (MIBuck) and a linear stage in parallel must be developed, which is the main objective of this paper.
II. PROPOSED ARCHITECTURE OF THE SYSTEM
As can be seen in Fig.3 , the linear stage is placed in parallel to the load as in [6] , but it does not control the switching stage, thus both stages are independent. The other main difference, and the key point of this design, are the diodes in antiparallel placed between the load and the linear stage, which are the combiner block in Fig.1 and in Fig.3 . The signal generator depicted in Fig.3 generates the envelope of a communication signal while the resistor placed as the load of the DC/DC converter represents the RF Power Amplifier (RFPA). The main idea is that the MIBuck and the linear stage try to give the same voltage to the load, following a common reference. If the MIBuck cannot follow the reference because of its limited bandwidth, then the output voltage of the MIBuck and the output voltage of the linear stage will be different, because the linear stage is able to follow it. It should be noted that the linear stage has a bandwidth in the range of tens of MHz, which is clearly higher than switching stage's bandwidth. If the difference between the output of both stages is greater than the forward voltage drop of the combiner diodes (typically 0.4 V if Schottky diodes are used), then the linear stage will give or drain the amount of current needed to follow the reference. If the switching stage can follow the reference with enough accuracy, then the current through the linear stage will be negligible and its power loss will be negligible as well.
A. Linear stage
The linear stage (or linear envelope amplifier in Fig.3 ) is built around fast operational amplifiers. These Op-Amp are commonly used in video distribution and can provide a significant amount of power over a wide bandwidth. There are two kinds of Op-Amps in this linear stage. The first one is a voltage amplifier and the second one is a current amplifier. The current through the first Op-Amp is low so there is not a lot of power dissipated and there are no special constraints about these issue. The Op-Amp selected is a THS4001 from Texas Instruments. It is configured as an inverting amplifier. The values of the resistors are set up to provide the same voltage gain as the switching stage. The second one is a high power, high bandwidth Op-Amp. It provides current amplification and it is the main responsible for the efficiency in the linear stage, because it drives the highest current at the highest voltage. The model selected is the LT1210 from Linear Technologies. It should be noted that the LT1210 is a Current Feedback Amplifier (CFB). As all of the CFBs, its slew rate and bandwidth depend strongly on the feedback resistor R f 2 . According to the vendor, the best results are obtained by configuring the Op-Amp as an amplifier with a gain of -1 with a resistance of 604 Ω. This is the reason why the first Op-Amp is also configured as an inverting amplifier. Moreover, the LT1210 is asymmetrically supplied in order to reduce the losses, taking into account that the envelopes of the signals are strictly positive. The positive supply voltage is set to 15 V, but the negative supply voltage is set to -1.2 V to ensure a good behavior. Greater negative voltages can be employed, at a cost of a lower efficiency. For some test, as those performed in section IV, -3V were used.
B. Switching Stage
The switching stage is a Multiple-Input Buck Converter, fully described in [5] , see Fig.5 . It is based on the well known Buck converter, but each transistor switches between two near voltages, so switching losses are minored and the switching frequency can be increased, allowing the capacity of reproducing fast varying signals.
The only difference between the MIBuck described in [5] and the one implemented along the linear stage is that there is no output capacitor (only the decoupling capacitors of the RFPA are present). If the MIBuck output capacitor has not been removed, then it would have represented a capacitive load for the linear stage, which would have meant a limitation on both the bandwidth and the slew rate. Therefore the switching stage behaves as a current source. It is important to remark that the MIBuck must be designed to operate in Continuous Conduction Mode (CCM) to simplify its control. The process to calculate the inductor needed to maintain the operation in CCM can be found in [5] , as well.
C. Combiner
In spite of its simplicity, one of the most important devices on this scheme is the combiner, which is made up of the antiparallel diodes which link the linear and switching stages. The forward voltage drop of these diodes will determine the allowed difference between the linear and the switching stage output voltages. As a guide to select these diodes, it is important to remark that the maximum voltage that they have to handle with is the forward voltage of the other diode. So if a great accuracy is needed, very low voltage drop diodes can be selected. Due to the fact that fast and low voltage drop diodes are mandatory to reduce the error between the linear and the switching stages, Schottky diodes are recommended. The diodes selected here are the RA130L which have a forward voltage drop of 0.4 V and can carry up to 1 A.
III. CONTROL
The control scheme is depicted in Fig.7 . The reference signal, generated by a signal generator, is digitized by an analog to digital converter and introduced to the FPGA. Then this signal passes through a low pass filter and it is introduced into the control stage of the MIBuck, which selects which transistors must be switching and what must be the converter's duty cycle. Due to the fact that the MIBuck operates in CCM, the output voltage is only determined by the duty cycle and by the transistors which are switching at each moment [5] . As the MIBuck operates in open loop, a slight distortion may appear. However, this distortion will be corrected by the linear stage.
As a DC/DC switching converter behaves like a Digital to Analog Converter (DAC), transforming the digital information in the duty cycle into an output voltage, frequencies above half the switching frequency should be avoided to prevent aliasing effects. These effects are even more serious due to the fact that a DC/DC switching converter is not an ideal DAC and, therefore the alias problems occur at much lower frequencies. The lowpass filter, implemented as a digital FIR filter, is an anti-alias filter to prevent these effects. Its cutoff frequency was set at 300 kHz, so the MIBuck cannot reproduce spectral The sampling frequency was set at 15 MHz. Both the ADC and the DAC used in the prototype are evaluation boards provided by Texas Instruments. The ADC is a THS1530 and the DAC is a ADS5553. The control stage was written part in VHDL and part using Xilinx System Generator and programmed in a Xilinx Virtex 4 FPGA, but the design could be implemented easily in other kind of FPGAs with the appropriate tools.
The decision to operate the MIBuck in an open-loop control relies on the higher bandwidth available [5] . The only requirement for proper operating in CCM is that the inductor on the switching stage must be big enough to operate in CCM under light loads, so the output voltage depends only on the level selected and the duty cycle applied.
Although it is true that a closed-loop operation may improve efficiency as it avoids distortions on the switching stage, the reduced bandwidth achieved may result in an actual lower efficiency than the one obtained from open-loop operation.
Moreover, due to the fact that the linear stage imposes the output voltage, the MIBuck should be controlled in currentmode. This will require a high bandwidth current sensor, capable of measuring currents from DC to several MHz, which it is a difficult task. State of the art of current probes combine Hall sensors with magnetic transformers along with amplification stages which implies a great complexity in the design. The other point which introduces great complexity is that the MIBuck should introduce the lower frequency components o the current. This means calculating the low frequency components of the reference signal, which can be done using the low-pass input filter. Then, from this lowpass filtered reference it is necessary to estimate the current demanded by the load, an RFPA, although in this work it has been replaced by a resistor. The behavior of this load will vary with the operating class of the RFPA, the power processed and more parameters, which need to be modeled and incorporated to the control loop. The uncertainties of this operation may return in a lower efficiency than in the open-loop case.
IV. CONSIDERATIONS ABOUT THE EFFICIENCY
Estimating the efficiency of the set is a difficult question since involves an open-loop switching stage and a closed-loop linear stage. However an approximation can be done assuming that the switching stage reproduces the low frequency part of the reference signal without error and the linear stage corrects the error due to the high frequency components. Fig.9 shows a simplified model of the whole combination, where the switching stage is represented as current source that injects the average value of the current through the inductor to the load, I M . The linear stage is represented by the power complementary stage placed at the output of the Op-Amp. The current I Lin+ is the current apported by the linear stage to follow the reference voltage. Current I Lin− represents the current that has to be drained by the linear stage if necessary.
It is important to note that the linear stage will process a signal that will be the difference between the signal processed by the switching stage and the actual reference. In the example depicted in Fig.8 , (consisting of two sine waves plus a DC component, one with a frequency well above the cut-off frequency of the lowpass filter and the other below it), the switching stage will process the lower frequency sinewave and the DC component, while the linear stage will process the high frequency tone. In a situation like that, the linear stage will apport the current I Lin+ depicted in green and drain the current depicted in red, I Lin− . Therefore i L = I Lin+ + I Lin− The flow of these currents through the circuit can be seen in Fig.9 . In a simple case like this the efficiency analysis can be The power over the load is:
where i L = i ACL sin(w L t) and i M = i DC + i ACM sin(w M t), being the first one processed by the linear stage and the second one by the MIBuck. T M is the period of the slowest sinewave, the one processed by the MIBuck. Therefore:
applying trigonometric properties and solving the integrals eq.3 yields:
The operation of the linear stage is the same than in a class B amplifier. The current waveforms I Lin+ and I Lin− equal to: (4) and
So the power drained by the linear stage from the sources V DC+ and V DC− is: Assuming that the MIBuck has a constant efficiency η M , the power taken at its input will be proportional to the power it processes so:
Therefore the overall efficiency will be:
Eq.8 states that if the linear stage does not process any power (i ACL = 0) then the overall efficiency of the system will be the efficiency of the switching stage η M . Other interesting point is that while having i ACL = 0 means a drawback in the efficiency, this effect is less important while higher is the value of i ACL .
Unfortunately, although it is useful to understand how this system works, this approach cannot be applied to modern digital communication signals because the difficulty in operating analytically with them. However a statistical approach can be employed as in [9] . The mean and quadratic mean values calculated by integration can be replaced for statistical representations estimated by histograms. Eq.9 represents the mean quadratic value of a signal with values a k , each of them with a probability p(a k ). This probability is estimated with an histogram, ∆a represents the width of each column of the histogram. The parameter n is the length of the signal to analyze.
Applying this approach to the overall efficiency power over the load can be estimated as follows: 1) Estimate power over the load:
represent the values of the normalized waveform that the system is trying to reproduce, the peak value of this output waveform will be V 1 . This will be the greatest of the input voltages to the MIBuck [5] .
2) Estimate the power drawn by the linear stage while apporting current:
The maximum current given by the linear stage will be V 1 R L , a I lin+ k represents the normalized current given by the linear stage. Setting V 1 R L as the maximum current apported by the linear stage prevents the output voltage to become higher than the maximum input voltage to the MIBuck. Even if the switching stage is not injecting current.
3) Estimate the power invested in drawing the excess of current:
V DC− represents the absolute value of the negative supply. The maximum current drawn will be
That allows to obtain a zero output voltage even if the switching stage is injecting its maximum current value. As in previous steps a I lin− k is the normalized current drawn by the linear stage from the load.
4) The final step is the estimation of the power consumed by the switching stage:
This is done by assuming that the efficiency of the switching stage η M is constant and independent from the waveform processed. V 1 will be the maximum input voltage to the MIBuck [5] . Once all of these steps are calculated the overall efficiency can be estimated as follows: Setting a constant η M = 0.97, the overall efficiency is estimated by simulation using eq.14 and the actual low-pass filter implemented in the MIBuck (300 kHz cut-off frequency). The test signals are 12 · (0.5 + 0.5 sin(2π · f · t)) and 12 · (0.75 + 0.25 sin(2π · f · t)), being the first signal called full output swing and the second one half output swing. With f varying from 1 kHz to 2 MHz. For both the simulation and the measurements V DC+ = 15V and V DC− = −3V . Fig.10 shows a comparison between the aforementioned simulation and measurements on the circuit.
It can be seen that the simulation does not fit very well with the measurements, although it has a similar tendency. However there are some important points that have to be mentioned: its efficiency tends to increase, as has been observed in the prototype.
• There are some possible errors due to the difficulty of measuring fast varying currents. Nevertheless there is a certain effect that simulation explains and reflects also in measurements. This effect can also be explained by eq.8. With the full voltage swing there is first a decreasing in the slope of the efficiency drop at about 1 MHz and then a noticeable improvement at 2 MHz. This effect cannot be seen at the half output swing, while a reduction on the efficiency drop can be observed. This improvement in the efficency can be explained by the fact that at this frequency, well above the cut-off frequency, if the linear stage has to reproduce a great signal its efficiency is high, and therefore it can compensate the efficiency drop. Using the same simulation process, EDGE and WCDMA test signals were employed, obtaining 93% for EDGE and 54% for WCDMA, measurements show a 82% for EDGE and 49% for WCDMA. So this simulation can show the upper limit achievable with this set up for envelope amplifiers.
V. EXPERIMENTAL RESULTS
Several waveforms have been introduced into the proposed set-up and the results were compared with the MIBuck without the linear stage in order to compare the increasing in the bandwidth with the decreasing in the efficiency due to the use of the linear stage. The test signals are a single tone plus a DC component, the DC component is half the amplitude of the frequency component to avoid negative values, impossible for an envelope. The load (which represents the RFPA) was set to 6 Ω, the maximum input voltage is 600 mV in order not to saturate the ADC and the maximum output voltage is about 12 V. At low frequencies (1 kHz), the MIBuck can reproduce the waveform almost without distortion with an efficiency of 92%. By adding the linear stage the efficiency was lowered to 88%. At higher frequencies (1 MHz) the MIBuck only gives the DC component an all the high frequency components are given by the linear stage and the efficiency is 62% in this case. The maximum frequency employed in this test was 2 MHz.
Although it can seem that the linear stage means an important drawback in terms of efficiency, the signals used in the first tests do not reflect some of the characteristics of the envelopes of communications signals. In these signals the spectral components above few kilohertz carry very low power, not like the previous used signals, and then the linear stage processes very few power so the drawback in efficiency is not as high as in the previous results. By using one of these signals, an EDGE standard envelope signal, it has been found that the system can reproduce almost without error the EDGE signal. Figure 11 , shows the reference voltage, middle trace, the output voltage, upper trace, and the current apported by the linear stage, bottom trace, for a EDGE envelope (Fig.11a) and a WCDMA envelope (Fig.11b) . By regarding the current waveform (Fig.11a-bottom (Fig.11a-upper trace) which shows the reference (Fig.11a-medium trace) . The current necessary to reproduce that ripples over the resistive load is given by the linear stage. The efficiency obtained with the EDGE test signal was around 81%. The MIBuck alone cannot reproduce the EDGE signal with accuracy, however it provides a good approximation with an efficiency of 92%. By using a higher frequency envelope, a WCDMA signal envelope, it can be seen how the linear stage introduces a smoother current waveform (Fig.11b-bottom trace) , while the output voltage (Fig.11b-upper trace) , follows the fast variying reference (Fig.11b-medium trace) with accuracy. The efficiency measured with this system was slightly above 60%. Results offered differ a little from the ones exposed in section IV because voltages over the linear stage were different from simulation.
In order to measure the accuracy of the output voltage waveforms correlation tests were measured. With the oscilloscope the signals at the input and the output of the system were captured and exported to MATLAB. There they were normalized and the cross correlation between the input and the output were calculated. The cross correlation coefficient was over 90% for both the EDGE and the WCDMA envelopes. Therefore it can be said that the proposed system introduces very little distortion in the output waveforms.
The other main advantage of adding a linear stage to a switching stage is the significant enhancement of the slew rate. Without the linear stage, the MIBuck shows an slew rate of 5.8 V/µs (Fig.12a -bottom trace) . This value is improved to 130 V/µs with the aid of the linear stage (Fig.12b -upper  trace) . The efficiency is reduced from 95% to 90% so a minor drawback in efficiency leads to major improvement in slew rate terms. The output pulse comes from 0 V to 12 V, with a pulse repetition frequency of 1 kHz. Figure 13 explains the behavior of the system under high slew rates. It is a simultaneous representation of voltage and current through the switching and the linear stage (the negative time scale is referenced to the trigger signal of the oscilloscope). At the rising edge while the current from the MIBuck does not reach the value necessary to provide the desired voltage at the output, the linear stage provides the current. At the falling edge the linear stage absorbs the excess of the current maintaining the desired voltage at the output. A simple way of combining linear and switching stages for ET and EER applications has been presented in this paper. Using this technique the bandwidth and the slew rate of the DC/DC converter has been extended with minor drawbacks in efficiency. This approach establishes a good trade-off between efficiency, slew rate and control simplicity. 
